Total No. of Questions: 5] EC - 605 **B.E. VI Semester** Examination, June 2015 **VLSI Circuits and Systems** Time: Three Hours Unit - I 1. a) Write short note on Y-chart. b) What are the main characteristics of VLSI design? strong logic '0' tools design process. Inverter ii) Compound gates iii) Multiplexers Unit - II b) Write short note on state equivalence. www.rgpvondihoevedm

www.rgpvonline.com [Total No. of Printed Pages : 3

Roll No

Maximum Marks: 70

- Note: i) Answer five questions. In each question part A, B, C is compulsory and D part has internal choice.
 - ii) All parts of each questions are to be attempted at one place.
 - iii) All questions carry equal marks, out of which part A and B (Max.50 words) carry 2 marks, part C (Max.100 words) carry 3 marks, part D (Max.400 words) carry 7 marks.
 - iv) Except numericals, Derivation, Design and Drawing etc.

 - c) Prove that p -FET pass strong logic '1' and n -FET pass
 - d) Explain CAD tools. Give the various steps in the CAD

Describe the following with the help of CMOS logic.

- 2. a) Define the synchronous and asynchronous systems.
 - c) Differentiate between Mealy and Moore Model.
 - Draw state diagram for a circuit which produces output '1' whenever it receives '110' overlapping sequence is