

INTERMEDIATE CODE GENERATION

INTERMEDIATE CODE GENERATION

① Intermediate codes are machine independent codes, but they are close to machine codes instructions.

Syntax tree, Postfix Notation, three address codes can be used as intermediate language.

Three-address code -

It is a sequence of statements of the general form $x := y \text{ op } z$

Eg - $A = -B * (C + D)$

Three address code is as follows -

$$T_1 = -B$$

$$T_2 = C + D$$

$$T_3 = T_1 * T_2$$

$$A = T_3$$

Quadruple -

	OPERATOR	OPERAND1	OPERAND2	RESULT
(1)	-	B		T ₁
(2)	+	C	D	T ₂
(3)	*	T ₁	T ₂	T ₃
(4)	=	T ₃		A

Triple -

	OPERATOR	OPERAND1	OPERAND2
(1)	-	B	
(2)	+	C	D
(3)	*	(1)	(2)
(4)	=	A	(3)

Indirect Triple -

	STATEMENT		OPERATOR	OPERAND1	OPERAND2
(0)	(56)	(56)	-	B	
(1)	(57)	(57)	+	C	D
(2)	(58)	(58)	*	(56)	(57)
(3)	(59)	(59)	=	A	(58)

② Declarations -

In the declarative statements the data items along with their data types are declared.

Computing the types and relative addresses of declared names -

Eg -	$S \rightarrow D$	{offset := 0}
Declarative statement	$D \rightarrow id:T$	{enter_tab(id.name, T.type, offset); offset := offset + T.width}
	$T \rightarrow integer$	{T.type := integer; T.width := 4}
	$T \rightarrow real$	{T.type := real; T.width := 8}
	$T \rightarrow array[num] of T_1$	{T.type := array(numval, T_1.type); T.width := numval * T_1.width}
	$T \rightarrow *T_1$	{T.type := pointer(T_1.type); T.width := 4}

③ Assignment statements -

It mainly deals with the expressions. The expressions can be of type integer, real, array and record. In this section we will

System directed translation schemes for generating three address code -

PRODUCTION RULE	SEMANTIC ACTIONS
$S \rightarrow id := E$	{p := lookup(id.name); If p ≠ null then emit(p := "E.place") else error }
$E \rightarrow E_1 + E_2$	{E.place := newtemp; emit(E.place := 'E_1.place' + 'E_2.place')}
$E \rightarrow E_1 * E_2$	{E.place := newtemp; emit(E.place := 'E_1.place' * 'E_2.place')}
$E \rightarrow -E_1$	{E.place := newtemp; emit(E.place := 'uminus' E_1.place)}
$E \rightarrow (E_1)$	{E.place := E_1.place}
$E \rightarrow id$	{p := lookup(id.name); If p ≠ null then E.place := p else error }

④ Boolean Expressions - Type Conversion -

Type conversion takes place when two different types are used in a single expression.

Eg - Generating three address code for an expression: $x := a + b * c + d$

$t_1 := b \text{ int} * c$

$t_2 := t_1 \text{ int} + d$

$t_3 := \text{int to real } t_2$

$t_4 := a \text{ real} + t_3$

$x := t_4$

my companion

④ Boolean Expressions -

It can be generated by the following grammares -

$E \rightarrow E \text{ or } E \mid E \text{ and } E \mid \text{not } E \mid (E) \mid \text{id relop id} \mid \text{true} \mid \text{false}$
 relop \rightarrow comparison operators ($<, \leq, =, \neq, >$ or \geq)

Methods of Translating Boolean Expressions -

(1) The first method is to encode true and false numerically and to evaluate a boolean expression analogously to an arithmetic expression.

Translation scheme using a numerical representation for booleans -

$E \rightarrow E_1 \text{ or } E_2 \quad \{E.\text{place} := \text{newtemp}; \text{emit}(E.\text{place} := 'E_1.\text{place}' \text{ or } 'E_2.\text{place})\}$

$E \rightarrow E_1 \text{ and } E_2 \quad \{E.\text{place} := \text{newtemp}; \text{emit}(E.\text{place} := 'E_1.\text{place}' \text{ and } 'E_2.\text{place})\}$

$E \rightarrow \text{not } E_1 \quad \{E.\text{place} := \text{newtemp}; \text{emit}(E.\text{place} := 'not' E_1.\text{place})\}$

$E \rightarrow (E_1) \quad \{E.\text{place} := E_1.\text{place}\}$

$E \rightarrow \text{id}_1 \text{ relop } \text{id}_2 \quad \{E.\text{place} := \text{newtemp}; \text{emit}('if' \text{id}_1.\text{place} \text{ relop } \text{op } \text{id}_2.\text{place} \text{ 'goto'}$
 $\text{nextstat} + 3); \text{emit}(E.\text{place} := '0');$
 $\text{emit}('goto' \text{nextstat} + 2);$
 $\text{emit}(E.\text{place} := '1');$

$E \rightarrow \text{true} \quad \{E.\text{place} := \text{newtemp}; \text{emit}(E.\text{place} := '1')\}$

$E \rightarrow \text{false} \quad \{E.\text{place} := \text{newtemp}; \text{emit}(E.\text{place} := '0')\}$

Eg - $a < b$ and $a < c$

```

100: if a < b goto 1003 (nextstat + 3)
101: t := 0
102: goto 104 (nextstat + 2)
103: t := 1
104:
    
```


(*) ^(jumping) Short circuit code - We can also translate a boolean expression into three-address code without generating code for any of the boolean operations and without having the code necessarily evaluate the entire expression.

(2) The second method of implementing boolean expressions is by flow of control that is, representing the value of a boolean expression by a position reached in a program.
 my companion



$S \rightarrow \text{if } E \text{ then } S_1 \mid \text{if } E \text{ then } S_1 \text{ and } S_2 \mid \text{while } E \text{ do } S_1$

→ Code for if-then, if-then-else and while-do statements is given as -



→ SDD for flow-of-control statements is given as -

$S \rightarrow \text{if } E \text{ then } S_1$ E.true := newlabel; E.false := S.next; S₁.next := S.next;
S.code := E.code || gen(E.true ':') || S₁.code;

$S \rightarrow \text{if } E \text{ then } S_1 \text{ else } S_2$ E.true := newlabel; E.false := newlabel; S₁.next = S.next;
S₂.next = S.next; S.code := E.code || gen(E.true ':') || S₁.code ||
gen('goto' S.next) || gen(E.false ':') || S₂.code;

$S \rightarrow \text{while } E \text{ do } S_1$ S.begin := newlabel; E.true := newlabel; E.false := S.next;
S₁.next := S.begin; S.code := gen(S.begin ':') || E.code ||
gen(E.true ':') || S₁.code || gen('goto' S.begin)

→ Control-flow translation of boolean expression -

$E \rightarrow E_1 \text{ or } E_2$ E₁.true := E.true; E₁.false := newlabel; E₂.true := E.true; E₂.false := E.false
E.code := E₁.code || gen(E₁.false ':') || E₂.code

$E \rightarrow E_1 \text{ and } E_2$ E₁.true := newlabel; E₁.false := E.false; E₂.true := E.true; E₂.false := E.false
E.code := E₁.code || gen(E₁.true ':') || E₂.code

$E \rightarrow \text{not } E_1$ E₁.true := E.false; E₁.false := E.true; E.code := E₁.code

$E \rightarrow (E_1)$ E₁.true := E.true; E₁.false := E.false; E.code := E₁.code

$E \rightarrow id_1 \text{ relop } id_2$ E.code := gen('if id₁ place relop op id₂ place 'goto' E.true) ||
gen('goto' E.false)

$E \rightarrow \text{true}$ E.code := gen('goto' E.true)

$E \rightarrow \text{false}$ E.code := gen('goto' E.false)

SDD TO PRODUCE THREE-ADDRESS CODE FOR BOOLEANS

⑤ Case statements -→ Switch Statement syntax -

switch expression

begin

case value: statement

case value: statement

...

case value: statement

default: statement

end.

→ Three address code -case V_1 L_1 case V_2 L_2

...

case V_{n-1} L_{n-1} case t L_n

label next

 t → name holding the value E → Expression, L_n → default statement→ Translation of case statement -code to Evaluate E into t

goto test

 L_1 : code for S_1

goto next

 L_2 : code for S_2

goto next

...

 L_{n-1} : code for S_{n-1}

goto next

 L_n : code for S_n

goto next

test: if $t = V_1$ goto L_1 if $t = V_2$ goto L_2

...

if $t = V_{n-1}$ goto L_{n-1} goto L_n

next:

code to Evaluate E into t if $t \neq V_1$ goto L_1 code for S_1

goto next

 L_1 : if $t \neq V_2$ goto L_2 code for S_2

goto next

 L_2 :

...

 L_{n-2} : if $t \neq V_{n-1}$ goto L_{n-1} code for S_{n-1}

goto next

 L_{n-1} : code for S_n

next!

*** We generate quadruples into a quadruple array.
label will be indices into this array.



→ ^{***} truelist and falselist of nonterminal E are used to generate jumping code for boolean expressions

(6) Backpatching -

It is the activity of filling up unspecified information of labels using appropriate semantic actions in during the code generation process.

Backpatching can be used to generate code for boolean expressions and flow-of-control statements in one pass.

To manipulate lists of labels, we use three functions -

- (1) make list (i) - create a new list containing only i, an index into the array of quadruples. make list returns a pointer to the list it has made.
- (2) merge (p₁, p₂) - concatenates the lists pointed to by p₁ and p₂ and returns a pointer to the concatenated list.
- (3) backpatch (p, i) - inserts i as the target label for each of the statements on the list pointed to by p.

→ Boolean Expressions - Translation scheme is as follows -

(1) $E \rightarrow E_1 \text{ or } M E_2$ { backpatch (E₁, falselist, M, quad);
E.truelist := merge (E₁.truelist, E₂.truelist);
E.falselist := E₂.falselist }

(2) $E \rightarrow E_1 \text{ and } M E_2$ { backpatch (E₁.truelist, M, quad);
E.falselist := merge E.truelist = E₂.truelist;
E.falselist := merge (E₁.falselist, E₂.falselist);

(3) $E \rightarrow \text{not } E_1$ { ~~backpatch~~ E.truelist := E₁.falselist; E.falselist := E₁.truelist }

(4) $E \rightarrow (E_1)$ { E.truelist := E₁.truelist; E.falselist := E₁.falselist }

(5) $E \rightarrow id_1 \text{ relop } id_2$ { E.truelist := make list (nextquad);
E.falselist := make list (nextquad + 1);
emit ('if' id₁, place relop, op id₂, place 'goto -')
emit ('goto -') }

(6) $E \rightarrow \text{true}$ { E.truelist := make list (nextquad);
emit ('goto -') }

(7) $E \rightarrow \text{false}$ { E.falselist := make list (nextquad);
emit ('goto -') }

(8) $M \rightarrow E$ { M.quad := nextquad }



Eg - $A < B$ OR $C < D$ AND $P < Q$

```

100  if A < B goto -
101  goto (102) → E → E1 or ME2 [backpatch (E1.falselist, M2.quad)]
102  if C < D goto (104) → E → E1 and ME2 [backpatch (E1.truelist, M2.quad)]
103  goto -
104  if P < Q goto -
105  goto -

```

→ Flow-of-control statements - Translation scheme is given as -

- (1) $S \rightarrow \text{if } E \text{ then } M_1 S_1 N \text{ else } M_2 S_2$
 $\{ \text{backpatch } (E.\text{truelist}, M_1.\text{quad}); \text{backpatch } (E.\text{falselist}, M_2.\text{quad});$
 $S.\text{nextlist} := \text{merge } (S_1.\text{nextlist}, \text{merge } (N.\text{nextlist}, S_2.\text{nextlist})) \}$
- (2) $S \rightarrow \text{if } E \text{ then } M S_1$
 $\{ \text{backpatch } (E.\text{truelist}, M.\text{quad});$
 $S.\text{nextlist} := \text{merge } (E.\text{falselist}, S_1.\text{nextlist}) \}$
- (3) $S \rightarrow \text{while } M_1 E \text{ do } M_2 S_1$
 $\{ \text{backpatch } (S_1.\text{nextlist}, M_1.\text{quad});$
 $\text{backpatch } (E.\text{truelist}, M_2.\text{quad});$
 $S.\text{nextlist} := E.\text{falselist}$
 $\text{emit } ('goto' M_1.\text{quad}) \}$
- (4) $N \rightarrow E$
 $\{ N.\text{nextlist} := \text{makelist } (\text{nextquad}); \text{emit } ('goto -') \}$
- (5) $M \rightarrow E$
 $\{ M.\text{quad} := \text{nextquad} \}$
- (6) $S \rightarrow \text{begin } L \text{ end}$
 $\{ S.\text{nextlist} := L.\text{nextlist} \}$
- (7) $S \rightarrow A$
 $\{ S.\text{nextlist} := \text{nil} \}$
- (8) $L \rightarrow L_1; M S$
 $\{ \text{backpatch } (L_1.\text{nextlist}, M.\text{quad}); L.\text{nextlist} := S.\text{nextlist} \}$
- (9) $L \rightarrow S$
 $\{ L.\text{nextlist} := S.\text{nextlist} \}$

⑦ Procedure Calls -

Procedure or function is an important programming construct which is used to obtain the modularity in the user program.

Consider the grammar for a simple procedure call -

```

S → call id (Elist)
Elist → Elist, E | E

```




Translation scheme is given as -

- (1) $S \rightarrow \text{call id} (E\text{list})$ { for each item p on queue do emit('param' p);
emit ('call' id.place) }
- (2) $E\text{list} \rightarrow E\text{list}, E$ { append E .place to the end of queue }
- (3) $E\text{list} \rightarrow E$ { initialize queue to contain only E .place }

CODE GENERATION -

① Issues in the design of a code generation -

(1) Input to the Code Generator -

The code generation phase can therefore proceed on the assumption that its input is free of errors (i.e. type checking, type conversion has been done, semantic errors)

(2) Target programs -

Advantage of ^{absolute} machine-language program is that it can be placed in a fixed location in memory and immediately executed.

Advantage of relocatable machine-language program is that it allows subprograms to be compiled separately.

Advantage of assembly language program is that it makes the process of code generation somewhat easier.

(3) Memory Management -

Using the symbol table information about memory requirements, code generator determines the addresses in the target code. Similarly, if the three address code contains the labels then those labels can be converted into equivalent memory addresses.

(4) Instruction Selection -

The nature of the instruction set of the target machine determines the difficulty of instruction selection. Important factors are uniformity, completeness, instruction speed and machine idioms.

(5) Register allocation -

Instruction involving register operands are usually shorter and faster than those involving operands in memory. The use of registers is often subdivided into two subproblems -

- (1) During register allocation, we select the set of variables that will reside in registers at a point in the program.



(vi) During a subsequent register assignment phase, we pick the specific register that a variable will reside in.

Certain machine requires register-pairs for some operands and results.

(6) Choice of Evaluation Order -

The evaluation order is an important factor in generating an efficient target code. We can avoid the problem of choice by generating code for the three-address statements in the order in which they have been produced by the intermediate code generator.

(7) Approaches to Code Generation -

Designing a code generator so it can be easily implemented, tested, maintained and produce correct code is an important design goal.

② Basic block and flow graphs -

→ Basic blocks -

It is a sequence of consecutive statements in which flow of control enters at the beginning and leaves at the end without halt or possibility of branching except at the end.

A name in a basic block is said to be live at a given point if its value is used after that point in the program. and if not used after that point in the program it said to be dead.

Passing into basic blocks algorithm -

INPUT → A sequence of three-address statements

OUTPUT → list of basic blocks with each three-address statements in exactly one block

METHOD -

(i) We first determine the set of leaders, the first statement of basic blocks. The rules we use are the following -

1) The first statement is a leader

2) Any statement that is the target of a conditional or unconditional goto is a leader

3) Any statement that immediately follows a goto or conditional goto statement is a leader

(ii) For each leader, its basic block consists of the leader and all statements up to but not included the next leader or the end of the program.



→ Transformation on basic blocks -

Two basic blocks are said to be equivalent if they compute the same set of expressions. There are two important classes of local transformations that can be applied to basic blocks are -

(1) Structure-Preserving Transformations - They are as follows -

- (i) Common subexpression elimination
- (ii) Dead code elimination
- (iii) Renaming of temporary files
- (iv) Interchange of two independent adjacent statements.

(2) Algebraic transformations

→ Flow Graphs -

A graph representation of three-address statements is called a flow graph. It is useful for understanding code-generation algorithms.

Nodes of the flow graph → basic flow blocks,

Block whose leader is the first statement → initial blocks.

There is a directed edge from block B_1 to block B_2 if B_2 immediately follows B_1 in the given sequence or there is any conditional or unconditional jump. We can say that B_1 is a predecessor of B_2 or B_2 is a successor of B_1 .

→ Loops -

It is a collection of nodes in the flow graph such that -

- (i) All ^{such} nodes are strongly connected that means always there is a path from any node to any other node within that loop.
- (ii) The collection of nodes has unique entry that means there is only one path from a node outside the loop to the node inside of loop.

The loop that contains no other loop is called inner loop.

(3) Register allocation and assignment -

The most commonly used strategy to register allocation and assignment is to assign specific values to specific registers.

Advantage - simplified design of code generation



Disadvantage - Design of computer becomes complicated because of restrictive use of registers.

Various strategies used in register allocation and assignment are -

(1) Global Register allocation -

Allocation of variables to specific registers that is consistent across the block boundaries is called global register allocation. Adopted strategies are -

- (i) Store the most frequently used variables in fixed registers throughout the loop.
- (ii) Assign some fixed number of global registers to hold the most active values in each inner loop.
- (iii) Registers not already allocated may be used to hold values local to one block.
- (iv) By limiting register declaration use by C or Bliss programmers.

(2) Usage Count -

It is the count for the use of some variable x in some register used in any basic block. The approximate formula for usage count for the loop L in some basic block B can be given as, $\sum_{\text{block } B \text{ in } L} [\text{use}(x, B) + 2 * \text{live}(x, B)]$

$\text{use}(x, B) \rightarrow$ number of times x used in block B

$\text{live}(x, B) \rightarrow 1$, if x is live on exit from B otherwise 0 .

(3) Register assignment for Outer loop - $L_1 \rightarrow$ outer loop, $a \rightarrow$ variable, $L_2 \rightarrow$ inner loop

Following criteria should be adopted for register assignment for outer loop -

- (i) If ' a ' is allocated in loop L_2 then it should not be allocated in L_1 - L_2 .
- (ii) If ' a ' is allocated in L_1 and it is not allocated in L_2 then store ' a ' on an entrance to L_2 and load ' a ' while leaving L_2 .
- (iii) If ' a ' is allocated to L_2 and not in L_1 then load a on entrance of L_2 and store ' a ' on exit from L_2 .

(4) Graph coloring for Register assignment -

If all registers are occupied then which register should be freed for a computation is solved by graph coloring technique which works in two passes -

(1) In the first pass the specific machine instructions is selected for register allocation. For each variable a symbolic register is allocated.

(2) In the second pass the register interference graph is prepared. In the register interference graph each node is a symbolic register and an edge connects two nodes
my companion



where one is live at a point where other is defined.

Then the graph coloring technique is applied for this register inference graph using k -colours in which no two symbolic registers can interfere with each other with assigned physical registers.

④ DAG representation of basic blocks - DAG \rightarrow Direct Acyclic Graph

A DAG is constructed from three address statements which is used to apply the transformations on basic block.

A DAG is constructed for the following type of labels on nodes -

- (1) leaf nodes are labeled by identifiers or variable names or constants
- (2) Interior nodes store operator values.

Algorithm for construction of DAG -

We assume the three address statements could be of following types -

case (i) $x := y \text{ op } z$ case (ii) $x := \text{op } y$ case (iii) $x := y$

STEP 1 - If y is undefined then create node(y). Similarly if z is undefined create a node(z).

STEP 2 - For the case (i) create a node(op) whose left child is node(y) and node(z) will be the right child. Also check for any common sub-expressions. For the case (ii) determine whether is a node labeled op , such node will have a child node(y). In case (iii) node x will be node(y).

STEP 3 - Delete x from list of identifiers from node(x). Append x to the list of attached identifiers for node n found in 2.

Application of DAG -

- (1) Determine the common sub-expressions
- (2) Determine which statements of the block could have their computed value outside the block.
- (3) Determine which names are used inside the block and computed outside the block.
- (4) Simplifying the list of quadruples by eliminating the common sub-expressions and not performing the assignment of the form $x := y$ unless and until it is must.



Array pointers and procedure calls -

The rules to be enforced are the following -

- (1) Any evaluation of or assignment to an ~~array~~ element of array 'a' must follow the previous assignment to an element of that array if there is one.
- (2) Any assignment to an element of array a must follow any previous evaluation of a.
- (3) Any use of any identifier must follow the previous procedure call or indirect assignment through a pointer if there is one.
- (4) Any procedure call or indirect assignment through a pointer must follow all previous evaluation of any identifier.

(5) Peephole Optimization -

A simple but effective technique for locally improving the target code is peephole optimization, a method for trying to improve the performance of the target program by examining a short sequence of target instructions (called peephole) and replacing these instructions by a shorter or faster sequence, whenever possible.

→ Characteristics of peephole optimization are -

- (1) Redundant instruction elimination -

Redundant loads and stores and unreachable code is eliminated

- (2) Flow of control optimization -

Unnecessary jumps or jumps can be eliminated

- (3) Algebraic simplification

- (4) Reduction in strength -

Certain machine instructions are cheaper than the others. We can replace instructions by equivalent cheaper instructions. Eg - x^2 is cheaper than $x * x$

- (5) Use of machine idioms -

We can replace target instructions by equivalent machine instructions in order to improve the efficiency. Eg - some machines have auto-increment or auto-decrement addressing modes that are used to perform add or subtract operations

⑥ Generating code from DAG -

It is much simpler than the linear sequence of three address code which increase the efficiency of the code. Various algorithms are -

(1) Rearranging order -

By changing the order in which computations are done we can obtain object code with minimum cost. Eg - $(a+b) + (e+(c-d))$

Code generated by three address code -


```

MOV a, R0      t1 := a + b
ADD b, R0
MOV c, R1      t2 := c - d
SUB d, R1      t3 := e + t2
MOV R0, t1    t4 := t1 + t3
MOV e, R0
ADD R0, R1
MOV t3, R0
ADD R1, R0
MOV R0, t4
    
```

By changing the order -

```

MOV c, R0
SUB d, R0
MOV e, R1
ADD R1, R0
MOV a, R0
ADD b, R0
ADD R1, R0
MOV R0, t4
    
```



(2) Heuristic Ordering -

Node listing algorithm is given as -

while unlisted interior node remain do begin

select an unlisted node n, all of whose parents have been listed;

list n;

while the leftmost child m of n has no unlisted parents and is not a leaf do

/* since n was just listed, m is not yet listed */

begin

list m;

n := m

end

end

(3) labelling algorithm - Generates optimal code in which minimum registers are required.

$$\text{label}(n) = \begin{cases} \max(l_1, l_2) & \text{if } l_1 \neq l_2 \\ l_1 + 1 & \text{if } l_1 = l_2 \end{cases} \quad [\text{bottom up order}]$$

my companion

```

procedure gencode(n);
begin
  /* case 0 */
  if n is a left leaf representing operand name and n is
    the leftmost child of its parent then
    print 'MOV' || name || ',' || top(rstack)
  else if n is an interior node with operator op, left child n1,
    and right child n2 then
    /* case 1 */
    if label(n2) = 0 then begin
      let name be the operand represented by n2;
      gencode(n2);
      print op || name || ',' || top(rstack)
    end
    /* case 2 */
    else if 1 ≤ label(n1) < label(n2) and label(n1) < r then begin
      swap(rstack);
      gencode(n2);
      R := pop(rstack); /* n2 was evaluated into register R */
      gencode(n1);
      print op || R || ',' || top(rstack);
      push(rstack, R);
      swap(rstack)
    end
    /* case 3 */
    else if 1 ≤ label(n2) ≤ label(n1) and label(n2) < r then begin
      gencode(n1);
      R := pop(rstack); /* n1 was evaluated into register R */
      gencode(n2);
      print op || top(rstack) || ',' || R;
      push(rstack, R)
    end
    /* case 4, both labels ≥ r, the total number of registers */
    else begin
      gencode(n2);
      T := pop(tstack);
      print 'MOV' || top(rstack) || ',' || T;
      gencode(n1);
      push(tstack, T);
      print op || T || ',' || top(rstack)
    end
end

```

Let us generate a code from this labelling algorithm.
Consider the labelled tree as follows.




Fig. 7.19 Labelled tree with generated code for $((a + (b * c)) - (c + (d * e)))$

```

MOV b, R0
MUL c, R0
MOV a, R1
ADD R1, R0
MOV R0, T0
MOV d, R1
MUL e, R1
MOV c, R0
ADD R0, R1
SUB R1, T0

```

Label computation

- (1) **if** *n* is a leaf **then**
- (2) **if** *n* is the leftmost child of its parent **then**
- (3) label(*n*) := 1
- (4) **else** label(*n*) := 0
- else begin** /* *n* is an interior node */
- (5) let *n*₁, *n*₂, ..., *n*_{*k*} be the children of *n* ordered by label,
 so label(*n*₁) ≥ label(*n*₂) ≥ ... ≥ label(*n*_{*k*});
- (6) label(*n*) := max_{1 ≤ *i* ≤ *k*} (label(*n*_{*i*}) + *i* - 1)
- end**