|  | UNIT-3 |
| :--- | :---: |
|  | Sequential Circuits |
| Introduction | Unit-03/Lecture-01 |
| Sequential Circuits: |  |

- The timing parameter comes into picture
- The output depends on the present time inputs, the previous time inputs, the previous output and the sequence in which the inputs are applied
- In order to provide the previous inputs or outputs, a memory element is required to be used. Thus it has a memory element.
- A memory element is as shown below:


## NOR Latch




〈Alternate symboll

| $S$ | $C$ | 0 |
| :---: | :---: | :---: |
| 0 | 0 | No change |
| 1 | 0 | $Q=1$ |
| 0 | 1 | $Q=0$ |
| 1 | 1 | Invaid |

- Present State: Qn, The data stored by the memory element at any instant ot time is called the present state.The state prior to the application of the clock pulse
- Next State :Qn+1, The circuit operates on the external inputs and the present state to produce new outputs. Some of these new outputs are stored in the memory element and called as the next state of the sequential circuit. The state after the application of the clock pulse.

NAND Latch

(Alternate symbol)

| $S$ | $C$ | Q |
| :--- | :--- | :--- |
| 0 | 0 | Invalid |
| 1 | 0 | $\mathrm{Q}=0$ |
| 0 | 1 | $\mathrm{Q}=1$ |
| 1 | 1 | No change |



## Unit-03/Lecture-02

## Flip Flops

SR or SC Flip Flop


1. $\mathrm{E}=0, \mathrm{FF} 3,4$ forced $=1$ irrespective of values or SR .
2. $\mathrm{E}=1, \mathrm{~S}=\mathrm{R}=0$, $\mathrm{FF} 3,4$ forced $=1, \mathrm{NO}$ change
3. $E=1, S=0, R=1$, Reset condition
4. $\mathrm{E}=1, \mathrm{~S}=1, \mathrm{R}=0$, Set condition
5. $\mathrm{E}=1, \mathrm{~S}=1, \mathrm{R}=1$, Race around condition, to be avoided

| Inputs |  |  |  | Outputs $^{*}$ Comments |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| Case | Enable E | S | R | $Q_{n+1}$ | $\bar{Q}_{n+1}$ |  |
| I | 0 | $\times$ | $\times$ | $Q_{n}$ | $\bar{Q}_{n}$ | No change as E = 0 |
| II | 1 | 0 | 0 | $\bar{Q}_{n}$ | $\bar{Q}_{n}$ | No change (NC) |
| III | 1 | 0 | 1 | 0 | 1 | Reset condition |
| IV | 1 | 1 | 0 | 1 | 0 | Set condition |
| V | 1 | 1 | 1 | Indeterminate | Avoid this condition |  |

FF SR TT

| CLK | $S_{n}$ | $R_{n}$ | $Q_{n+1}$ | $\bar{Q}_{n+1}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\uparrow$ | 0 | 0 | $Q_{n}$ | $\bar{Q}_{n}$ |
| $\uparrow$ | 0 | 1 | 0 | 1 |
| $\uparrow$ | 1 | 0 | 1 | 0 |
| $\uparrow$ | 1 | 1 | Race | Race |

## Excitation Table:

- When the present and next state of a circuit is given and we are expected to find the corresponding input condition then Excitation Table.


## FF SR ET(Excitation Table)

| Present state of Q output | Next state of Q output | $\mathbf{S}_{\mathbf{n}}$ imput | $\mathbf{K}_{\mathbf{n}}$ inpan |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $x$ |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | $\times$ | 0 |

Clocked S-C


| $S$ | $C$ | $C L K$ | 0 |
| :---: | :---: | :---: | :---: |
| 0 | 0 | $\uparrow$ | $Q_{0}$ (no changel |
| 1 | 0 | $\uparrow$ | 1 |
| 0 | 1 | $\uparrow$ | 0 |
| 1 | 1 | $\uparrow$ | Ambiguous |
| $\downarrow$ of CLK has no effect on $Q$ |  |  |  |



- Operation of the JK FF is exactly the same as that of SR FF mentioned above but in addition avoids the Race around Condition.

| Inputs |  |  | Outputs |  | State |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{E}$ | $J$ | $\mathbf{K}$ | $Q_{n+1}$ | $\bar{Q}_{n+1}$ |  |
| 0 | $\times$ | $\times$ | $Q_{n}$ | $\bar{Q}_{n}$ | No change |
| 1 | 0 | 0 | $Q_{n}$ | $\bar{Q}_{n}$ | No change |
| 1 | 0 | 1 | 0 | 1 | Reset |
| 1 | 1 | 0 | 1 | 0 | Set |
| 1 | 1 | 1 | $\bar{Q}$ | $\bar{Q}_{n}$ | Toggle |

## FF JK ET(Excitation Table)



| S.NO | RGPV QUESTIONS | Year | Marks |
| :--- | :--- | :--- | :--- |
| Q.3 | Explain the Operation of JK FF | Jun 05 | 10 |
| Q | What is meant by Race Around Condition how it is avoided? | Jun 05 | 4 |



The D FF is called the Delay FF as the output is same as the input but appears after the clock pulse.
Rest of the operation is same as the JK FF because it is a JK FF with one of the inputs is connected the other with the help of a NOT Gate.

| Inputs |  | Outputs |  | Comment |
| :---: | :---: | :---: | :---: | :---: |
| E | $\mathbf{D}$ | $\bar{Q}_{\mathrm{n}+1}$ | $\overline{\mathbf{Q}}_{\mathrm{n}+1}$ |  |
| 0 | $\times$ | $\mathrm{Q}_{\mathrm{n}}$ | $\overline{\mathrm{Q}}_{\mathrm{n}}$ | No change (NC) |
| 1 | 0 | 0 | 1 | Reset condition |
| 1 | 1 | 1 | 0 | Set condition |

## FF D ET(Excitation Table)

| Q output |  | Input |
| :---: | :---: | :---: |
| Present state | Next state | $\mathbf{D}_{\mathbf{n}}$ |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

Clocked D

$t$ of CLK has no effect on O


T is called the Toggle FF as the outputs toggle i.e. change from 0 to 1 or 1 to 0 after the application of the clock pulse. It is a JK FF with both the inputs tied together.

| Inputs | Outputs |  | State |  |
| :---: | :---: | :---: | :---: | :---: |
| CLK | $T$ | $Q_{n+1}$ | $\bar{Q}_{n+1}$ |  |
| $\uparrow$ | 0 | $Q_{n}$ | $\bar{Q}_{n}$ | No change |
| $\downarrow$ | $\times$ | $Q_{n}$ | $\bar{Q}_{n}$ | No change |
| 1 | $\times$ | $Q_{n}$ | $\bar{Q}_{n}$ | No change |
| 0 | $\times$ | $Q_{n}$ | $\bar{Q}_{n}$ | No change |
| $\uparrow$ | 1 | $\bar{Q}_{n}$ | $\bar{Q}_{n}$ | Toggle |

## FF T ET (Excitation Table)

| Q output |  | Input |
| :---: | :---: | :---: |
| Present state | Next state | $\mathbf{T}_{\mathbf{n}}$ |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

## Unit-03/Lecture-07

## Clocked and Edge Triggered

- The Latch or FF circuits which respond to their inputs, only if their enable input $€$ held at an active HIGH or LOW level are called Level Triggered latches for FF.
- They can be of two types
- Positive Level - The output responds when the clock input is HIGH (1)
- Negative Level - The output responds when the clock input is LOW (0)



## Edge Triggered

- The FF changes their output corresponding to the positive or negative edge of the clock input.
- Can be of two types
- Positive Edge Triggered: Change when the positive going edge (0-1)
- Negative Edge Triggered: Change when the negative going edge (1-0)



## Unit-03/Lecture-08

- Flip Flop is a 1 bit memory cell which can be used for storing the digital data.
- To increase the storage capacity in terms of number of bits, we use group of FFs called Registers
- Data in serial form is called Temporal Code and Parallel form is called Special Code

Registers are classified as

1. SISO - Serial In Serial Out
2. SIPO - Serial In Parallel Out
3. PISO - Parallel In Serial Out
4. PIPO - Parallel In Parallel Out

## Shift Registers

- The binary data in a register can be moved within the register from one FF other or outside it with application of clock pulses
- The register that follows such data transfers are called as Shift Registers.
- Shift Registers are used for Data Storage, Data Tranfer, Certain arithmetic and Logic Operations.


## Shift Registers - SISO

Data Bits shift from left to right by 1 position per clock cycle.

|  | CLK | $\mathrm{D}_{\text {in }}=\mathrm{Q}_{3}$ | $\mathrm{Q}_{3}=\mathrm{D}_{2}$ | $\mathrm{Q}_{2}=\mathrm{D}_{1}$ | $\mathrm{Q}_{1}=\mathrm{D}_{0}$ | $\mathrm{Q}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Initially |  |  | 0 | 0 | 0 | 0 |
| $1^{\text {at }}$ | $\downarrow$ | 1 | $\rightarrow$ | ${ }^{+} 0$ | ${ }^{*} 0$ | 0 |
| $2^{\text {nd }}$ | $t$ | 1 | $\rightarrow 1$. | * 1. | ${ }^{*} 0$. | - 0 |
| $3^{\text {ru }}$ | $\downarrow$ | 1 | $\rightarrow 1$ | 1. | 21 | - 0 |
| $4^{\text {th }}$ | $\dagger$ | 1 | $\rightarrow 1$ | $\square 1$ | $\pm 1$ | ${ }^{+} 1$ |
| Direotion of data fravel |  |  |  |  |  |  |




## SIPO

All output are made available simultaneously after 4 clock pulses.



## PISO

All Inputs are loaded simultaneously but output is bit wise.


## Bidirectional Shift Register

- Shift Left is equivalent to multiplying and shift Right is to divion by 2 respectively.
- Such a register is called the bidirectional register.
- There are two serial inputs DR(Right) and DL (Left) along with the mode select input M



## Unit-03/Lecture-10

Jhonsons Counters


Operation;

- Clear operation sets All outputs to 0000
- After application of $1^{\text {st }}$ negative edge clock pulse

Outputs will change to 0001 as FF0 will set while rest will have no change.

- $\mathrm{Q} 3=0$, $\mathrm{Q} 3 '=1$, Hense $\mathrm{J} 0=1, \mathrm{~K} 0=1$, also $\mathrm{Q} 0=1$ hence $\mathrm{J} 1=1$ After application of $2^{\text {nd }}$ negative edge clock pulse. FF0 continues to be in set mode and FF1 will now set, Q1=1 and Q1'=0 Outputs will change to 0011.

Similarly rest of the operation can be explained.

| LEAR | CEK | $Q_{3}$ | $Q_{2}$ | $Q_{1}$ | $Q_{0}$ | State number | Decimal equivalent |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\square$ | Initially | 0 | 0 | 0 | 0 | 1 | 0 |
| 1 | $\downarrow$ | 0 | 0 | 0 | 1 | 2 | 1 |
| 1 | $\downarrow$ | 0 | 0 | 1 | 1 | 3 | 3 |
| 1 | $\downarrow$ | 0 | 1 | 1 | 1 | 4 | 7 |
| 1 | $\downarrow$ | 1 | 1 | 1 | 1 | 5 | 15 |
| 1 | $\downarrow$ | 1 | 1 | 1 | 0 | 6 | 14 |
| 1 | $\downarrow$ | 1 | 1 | 0 | 0 | 7 | 12 |
| 1 | $\downarrow$ | 1 | 0 | 0 | 0 | 8 | 8 |
| 1 | $\downarrow$ | 0 | 0 | 0 | 0 | 1 | 0 |

Waveforms of the Johnsons Counter.


EX: The content of a 4 bit shift register is initially 1101 . The register is shifted 6 times to right with the serial input being 101101. What is the content of the register AFTER EACH SHIFT. June 07, 8M

| CLK | Serial Input | Flip - Flop Output |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $Q_{A}$ | $Q_{B}$ | $Q_{C}$ | $Q_{D}$ |
| Initially | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 |  | $\boldsymbol{\Lambda}_{1}$ | $\boldsymbol{\Lambda}_{1}$ | $\boldsymbol{\Lambda}_{1}$ |
| 2 | 1 | $\boldsymbol{\Lambda}_{0}$ |  |  |  |
| 2 | 1 |  | $\boldsymbol{\Lambda}_{1}$ | $\boldsymbol{\Lambda}_{0}$ | $\boldsymbol{\Lambda}_{1}$ |
| 3 | 0 | $\boldsymbol{\Lambda}_{1}$ | $\boldsymbol{\Lambda}_{1}$ | $\boldsymbol{\Lambda}_{1}$ | $\boldsymbol{\Lambda}_{1}$ |
| 4 | 1 | $\boldsymbol{\Lambda}_{0}$ | $\boldsymbol{\Lambda}_{1}$ | $\boldsymbol{\Lambda}_{1}$ | $\boldsymbol{\Lambda}_{0}$ |
| 5 | - | $\boldsymbol{\Lambda}_{1}$ | $\boldsymbol{\Lambda}_{0}$ | $\boldsymbol{\Lambda}_{1}$ | $\boldsymbol{\Lambda}_{1}$ |
| 6 |  |  |  |  |  |

Let $Q_{A} Q_{B} Q_{C} Q_{D}=1101$ and apply LSB bit of the number to be entered to $D_{A}$ So $D_{z i}=Q_{A}=1$.
Apply the $1^{n}$ clock, $\mathrm{D}_{\mathrm{mi}}=1$ the stored word in register is $\mathrm{Q}_{A} \mathrm{Q}_{\mathrm{B}} \mathrm{Q}_{C} \mathrm{Q}_{\mathrm{D}}=1110$
After 2 ${ }^{\text {mit }}$ clock pulse, when $D_{i n}=0$ the stored word in register is $Q_{A} Q_{B} Q_{C} Q_{D}=0111$
After $3^{\text {rd }}$ clock pulse, when $D_{\text {in }}=1$ the stored word in register is $Q_{A} Q_{B} Q_{C} Q_{D}=1011$
After $4^{\text {th }}$ clock pulse, when $D_{i n}=1$ the stored word in register is $Q_{A} Q_{B} Q_{C} Q_{D}=1101$
After $5^{\text {th }}$ clock pulse, when $D_{m}=0$ the stored word in register is $\mathrm{Q}_{\mathrm{A}} \mathrm{Q}_{\mathrm{B}} \mathrm{Q}_{\mathrm{C}} \mathrm{Q}_{\mathrm{D}}=0110$
After $6^{\text {d }}$ clock pulse, when $D_{m}=1$ the stored word in register is $Q_{A} Q_{B} Q_{C} Q_{D}=1011$

## Unit-03/Lecture-11

- The digital circuit used for counting pulses is known a counter. It is a sequential circuit.


## Asynchronous or Ripple Counters-

For these counters the external clock signal is applied to one FF and then the output of preceding FF is connected to the clock of the next FF.

## Synchronous Counters -

All FF receive the external clock pulse simultaneously. Ring counter and Johnson Counters are examples of Synchronous Counters.

Synchronous and Asynchronous Counters can both be further classified as UP,DOWN or UP/DOWN counters.

3 Bit Asynchronous UP Counter

| Clock | Flip-flop outputs |  |  | State | Decimal <br> equivalent |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 1 | 0 |
| $1^{\text {at }}(\downarrow)$ | 0 | 0 | 1 | 2 | 1 |
| $2^{\text {nd }}(\downarrow)$ | 0 | 1 | 0 | 3 | 2 |
| $3^{\text {nd }}(\downarrow)$ | 0 | 1 | 1 | 4 | 3 |
| $4^{\text {th }}(\downarrow)$ | 1 | 0 | 0 | 5 | 4 |
| $5^{\text {th }}(\downarrow)$ | 1 | 0 | 1 | 6 | 5 |
| $6^{\text {th }}(\downarrow)$ | 1 | 1 | 0 | 7 | 6 |
| $7^{\text {th }}(\downarrow)$ | 1 | 1 | 1 | 8 | 7 |
| $8^{\text {th }}(\downarrow)$ | 0 | 0 | 0 | 1 | 0 |

Asynchronous pre-set and clear terminals are also being used. Both of them are active low inputs. Hence for the normal output of the counter pre-set and clear terminals should be connected to 1.
Maximum Count is $8-1=7$ and is 111 i.e. decimal 7.



3 Bit Asynchronous Down Counter

- Counters which count from maximum count to zero are called Down Counters.
- FFA toggles at every edge but FFB changes state each time QA changes from 0 to 1 and Qc changes when Qb changes from 0 to 1.
- Thus each FF except the FFA toggles when the preceding FF output changes from 0 to 1.



## 3 Bit UP/DOWN COUNTER



Applications of the Counters:

- Digital Clock
- Frequency Counting
- Time Measurement
- Digital Voltmeters
- Counter Type A to D Converters
- Digital Triangular Wave Generators
- In Frequency Divider Circuits

