rgpvonline.com

Roll No

MEDC-104 M.E./M.Tech. I Semester

Examination, December 2015

VLSI Design

Time: Three Hours

Maximum Marks: 70

- Note: i) Attempt any five questions out of eight questions.
 - ii) All questions carry equal marks.
 - iii) Assume suitable data if required.
- a) Explain the basic concept of integrated circuits and in manufacturing technologies. Discuss about any or technology in detail with the help of suitable example.
 - b) Discuss about the fundamental design for digital CMOS circuits with the help of any one example.
- 2. a) Explain the terms "setup time" and "hold time" in relation to a CMOS D register. If a clock is delayed to a register with regard to the data input, which of these parameters varies and how?
 - Discuss about the ECL and low voltage swing pads. Explain the similarity between the two.
- a) Explain the design process which elaborates its capture, simulation and verification of any logic structure.
 - Explain the memory and control strategies for subsystem design operations. Write an example.

- a) Write short note on Semiconductor Memories. Explain the principle of SRAM and DRAM.
 - Give a brief introduction about ROM analysis and design with the help of a suitable example.
- a) Write an introductory note on Algotronix. Explain its CAL logic cell functions.
 - Explain the concept of sea of gates and gate array design with example.
- a) Discuss about the dissipated power. Write down its classification and explain them in brief.
 - Explain the difference between programmable logic and programmable logic structures with the help of suitable structure.
- a) Discuss about the CAD systems with its layout structure with a suitable example.
 - b) Discuss the various testability issues facing during CAD implementation on MOS devices.
- 8. Write short note (Any two)
 - a) Optimization
 - b) Fault Tolerance
 - c) Timing analysis
 - d) Routing and Placement techniques
