[Total No. of Printed Pages :2

Roll No .....

## **MEVD-102**

## M.E./M.Tech. I Semester

Examination, June 2016

## CMOS VLSI Design

Time: Three Hours

Maximum Marks: 70

PTO

Note: i) Attempt any five questions out of eight questions.

- ii) All questions carry equal marks.
- iii) Assume suitable data, if required.
- Write an introductory note on VLSI Design flow. Explain the concept of design quality.
  - Explain the second order effects. Draw and explain the sub threshold region.
- Draw and explain the graphical derivation of CMOS inverter characteristic.
  - Draw and explain the CMOS inverter noise margin. Explain its characteristics.
- Explain the parasitic effects in Integrated circuits. a)
  - Derive an expression for channel resistance in voltage current characteristics of MOS transistor.

http://www.rgpvonline.com

[2]

- Explain the concept of capacitance estimation in MOS systems.
  - Draw and explain the accumulation, depletion and inversion function of V<sub>gs</sub> in MOS capacitor characteristics.
- What do you mean by Interconnect? Write and explain all circuit elements.
  - Write down different design rules for layout circuit.
- Explain the principle of Latch up. Discuss about its physical origin, its triggering and its prevention methods.
  - Give an introductory note on CAD Tools. How this tool is beneficial for designing MOS circuits?
- Discuss the designing of combinational logic parity generator.
  - Write and explain different types of code generators.
- Give an introductory note on dynamic register element. Give its applications also.
  - Explain the designing of ALU subsystem. What is its significances in a circuit? Explain with a suitable example.

\*\*\*\*\*

http://www.rgpvonline.com

http://www.rgpvonline.com

http://www.rgpvonline.com

http://www.rgpvonline.com