http://www.rgpvonline.com

Total No. of Questions:8]

[Total No. of Printed Pages :2

Roll No

MEVD-203

M.E./M.Tech., II Semester

Examination, December 2016

VLSI Test and Testability

Time: Three Hours

Maximum Marks: 70

Note: i) Attempt any five questions out of eight questions.

- ii) All questions carry equal marks.
- iii) Assume suitable data, if required.
- a) Explain the concept of testing in VLSI circuit with the help of suitable example.
 - Give a brief exposure in CMOS testing techniques. Write and explain any one technique.
- a) How many types of faults are there in VLSI system? Give a brief classification. Explain each of them with the help of suitable example.
 - b) Define "Elementary concepts". Why is it important and prime factor in CMOS testing?
- a) What do you mean by delay models? Explain the concept of event driven simulation with example.
 - Give a brief note on stuck at faults. Explain its types with the help of a suitable example.
- a) Write an example explaining full scan and partial scan designs.
 - b) Explain D-Algorithm with example.

http://www.rgpvonline.com

[2]

- a) Write an introductory note on automatic test pattern generator.
 - b) Write an example which used to test sequential circuits for the iterative combinational circuits.
- a) Explain Ad-hoc testing method. Give a comparison between full and partial scan design.
 - Write a logic equation explaining the logic BIST random pattern for testability factor.

http://www.rgpvonline.com

- a) Explain IDDQ testing. Also, discuss about the IDDQ test patterns.
 - Explain any suitable design parameters for IDDQ testability patterns.
- 8. Write short notes (any four):
 - a) RAMBIST
 - b) Fault collapsing
 - c) Boundary scans
 - d) PODEM
 - e) Response analyzers

http://www.rgpvonline.com

PTO

http://www.rgpvonline.com

MEVD-203

289