www.rgpvonline.com

Total No. of Questions: 81

www.rgpvonline.com

www.rgpvonline.com

[Total No. of Printed Pages: 2

Roll No

MEVD-203

M.E./M.Tech. II Semester

Examination, June 2017

VLSI Test & Testability

Time: Three Hours

Maximum Marks: 70

www.rgpvonline.com www.rgpvonline.com

www.rgpvonline.com www.rgpvonline.com

Note: i) Attempt any five questions out of eight questions.

- ii) All questions carry equal marks.
- iii) Assume suitable data, if required.
- Explain the concept of failures and faults in CMOS testing design functions.
 - b) Give a brief exposure in CMOS testing levels. Discuss about the test economic.
- What are the basic differences between system and field testing? Explain it with suitable examples.
 - b) Define "elementary concepts". Why is it in portant and prime factor in CMOS testing?
- What do you mean by event driven simulation process? Explain the concept with example.
 - b) Give a brief note on stuck at faults. Explain its types with the help of a suitable example.
- Write an example explaining fault detection using Boolean Difference.
 - b) Explain D-Algorithm with example.

MEVD-203

PTO

[2]

- 5. a) Write an introductory note on automatic test pattern generator.
 - b) Explain the differences between the primitive and propagation cubes.
- 6. a) Explain the concept of testing of sequential circuits as iterative combinational circuits.
 - b) Explain with the suitable example for weighted random pattern testability.
- Explain IDDQ testing. Also, discuss about the IDDQ test patterns.
 - b) Explain any suitable design parameters for IDDO testability patterns.
- Write short notes (any four)
 - a) SPOOF
 - BIST architecture
 - **Boundry Scans**
 - PODEM
 - Response analysers

MEVD-203